Back to Jobs
Google
Google
Bengaluru
Sr Principal Design Engineer
Actively Reviewing
TALENTMATE
Job Description
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position Description
Job Details
Role Level: Mid-Level Work Type: Full-Time Country: India City: Noida ,Uttar Pradesh Company Website: http://www.cadence.com Job Function: Engineering Company Industry/
Sector: Software Development
What We Offer
About The Company
Searching, interviewing and hiring are all part of the professional life. The TALENTMATE Portal idea is to fill and help professionals doing one of them by bringing together the requisites under One Roof. Whether you're hunting for your Next Job Opportunity or Looking for Potential Employers, we're here to lend you a Helping Hand.
Report
Disclaimer: talentmate.com is only a platform to bring jobseekers & employers together. Applicants are advised to research the bonafides of the prospective employer independently. We do NOT endorse any requests for money payments and strictly advice against sharing personal or bank related information. We also recommend you visit Security Advice for more information. If you suspect any fraud or malpractice, email us at [email protected].
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position Description
- RTL Design Engineer for DDR Memory Controller IP development team.
- The role would include the design and support of the RTL of the DDR Memory Controller solution of Cadence. All leading DDR memory protocols will be supported – including DDR4/LPDDR4.
- The work involved will be working with the existing RTL, the addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring the design is clean for LINT and CDC design guidelines.
- BE/B.Tech/ME/M.Tech - Electrical / Electronics / VLSI with experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
- RTL Design using Verilog is a must.
- System Verilog experience and experience with UVM based environment usage / debugging is required.
- AXI3/4 experience is desired.
- DDR Memory controller and protocol experience is highly desirable. Prior experience in RTL design and implementation of complex protocols is a must.
- Prior experience in IP development teams would be an added advantage.
Job Details
Role Level: Mid-Level Work Type: Full-Time Country: India City: Noida ,Uttar Pradesh Company Website: http://www.cadence.com Job Function: Engineering Company Industry/
Sector: Software Development
What We Offer
About The Company
Searching, interviewing and hiring are all part of the professional life. The TALENTMATE Portal idea is to fill and help professionals doing one of them by bringing together the requisites under One Roof. Whether you're hunting for your Next Job Opportunity or Looking for Potential Employers, we're here to lend you a Helping Hand.
Report
Disclaimer: talentmate.com is only a platform to bring jobseekers & employers together. Applicants are advised to research the bonafides of the prospective employer independently. We do NOT endorse any requests for money payments and strictly advice against sharing personal or bank related information. We also recommend you visit Security Advice for more information. If you suspect any fraud or malpractice, email us at [email protected].
Similar Jobs
View all →
Functional Verification Engineer
Qualcomm
Bengaluru
Python
DSP
SPI
+1
Lead AI Technical Architect
Dentsu Global Services
Bengaluru
Schema design
REST API
Event-driven architecture
+17
Asic Verification Manager/SoC Verification Manager
Radiant Semiconductors
Hyderabad
DDR
Silicon Emulation Engineer, Google Cloud
Bengaluru
Machine Learning
Vertex AI
Adobe Illustrator
+6
Mixed Signal Design Verification Engineer
Intel
Bengaluru
Root Cause Analysis
Python
Git
+1
Similar Jobs
View all →
Functional Verification Engineer
Qualcomm
Bengaluru
Lead AI Technical Architect
Dentsu Global Services
Bengaluru
Asic Verification Manager/SoC Verification Manager
Radiant Semiconductors
Hyderabad
Silicon Emulation Engineer, Google Cloud
Mixed Signal Design Verification Engineer
Intel
BengaluruShare
Quick Apply
Upload your resume to apply for this position
–