Bestkaam Logo
Uplers Logo

RTL/Design Engineer

Ranchi, Jharkhand, India

13 hours ago

Applicants: 0

Salary Not Disclosed

4 weeks left to apply

Job Description

Experience : 3.00 + years Salary : INR 2680000-3750000 / year (based on experience) Expected Notice Period : 30 Days Shift : (GMT+05:30) Asia/Kolkata (IST) Opportunity Type : Remote Placement Type : Full Time Permanent position(Payroll and Compliance to be managed by: Architect Labs) (*Note: This is a requirement for one of Uplers' client - Architect Labs) What do you need for this opportunity? Must have skills required: emulation, Flexibility, tapeout, Data Analysis, Verilog/System-Verilog, RTL, synthesis, Unit Level testing, Python, typescripts, SoC integration Architect Labs is Looking for: As a RTL/Design Engineer at Architect Labs , you'll redefine the hardware design and verification process, methodology, and tools using our proprietary AI models and systems. In that context, we are seeking mid-level front-end hardware engineers to help build and curate high-quality RTL and verification datasets for AI training and evaluation. You?ll work on reviewing, debugging, coding, labeling, and generating Verilog/SystemVerilog designs, unit-level testing, and POC design development and verification. Responsibilities Write, review, debug+fix and annotate code, waveform, specs, and hardware documents for model training and evaluation datasets. Design & validate modular RTL designs (FIFOs, ALUs, NoCs, etc.) using our models and tools to advance our AI-enabled IP generation efforts. Curate, document, and label RTL bugs, coding methods, and architectural definitions. Help in prompt-tuning, generating rules and guardrails for our RTl coding agents and models. Collaborate with ML engineers to build evaluation datasets, internal benchmarks, and evaluate model behavior and performance on RTL code. Log quality metrics and tabulate for functionality, syntax, style, and completeness. Partner with architects, validation engineers for documentation of in-house design. Develop POC designs, partnering with architects, validation, and AI engineers Synthesize eval & POC designs, own hand-off-to-backend quality convergence. Evaluate PPA metrics, tabulate convergence progress, and send daily reports. Requirements Bachelor''s (or more) degree; 3+ years experience in RTL design (SystemVerilog). Experience in end-to-end design flow - design, linting, ULT and synthesis, Familiarity with standard EDA tool flows from Synopsys, Cadence, and Siemens. Automation(Python, etc) skills for scoping & templatizing design flows and tasks. Familiarity with SoC integration and design principles. Education Bachelor?s or Master?s degree in Computer Science, Electrical Engineering, or a related field from a Tier-1 institution (IITs, IIITs, BITS Pilani, NIT Trichy/Surathkal/ Warangal, etc.). Strong academic and research orientation is a plus. Preferred: Experienced in at least one product-level tape-out. Data analytics skills, data annotation experience. Flexibility in work hours, sync with PST timeline when needed. Bonus if graduated from a top university like IIT, VIT, IISC, SRM, BITS, etc. Collaboration & Time Zone You?ll work remotely from India but collaborate daily with the Palo Alto team. Must have excellent written and spoken English communication, clear, concise, and proactive. Expect regular standups and sprint syncs with California (typically between 8?11 PM IST/ 7?10 AM PST). We value responsiveness, initiative, and a sense of ownership that transcends time zones. Interview Process Technical R1 (Code writing) Technical R2 (Technical discussions + Live Coding + Behavioural) How to apply for this opportunity? Step 1: Click On Apply! And Register or Login on our portal. Step 2: Complete the Screening Form & Upload updated Resume Step 3: Increase your chances to get shortlisted & meet the client for the Interview! About Uplers: Our goal is to make hiring reliable, simple, and fast. Our role will be to help all our talents find and apply for relevant contractual onsite opportunities and progress in their career. We will support any grievances or challenges you may face during the engagement. (Note: There are many more opportunities apart from this on the portal. Depending on the assessments you clear, you can apply for them as well). So, if you are ready for a new challenge, a great work environment, and an opportunity to take your career to the next level, don't hesitate to apply today. We are waiting for you!

Additional Information

Company Name
Uplers
Industry
N/A
Department
N/A
Role Category
Data Engineer
Job Role
Mid-Senior level
Education
No Restriction
Job Types
Remote
Gender
No Restriction
Notice Period
Less Than 30 Days
Year of Experience
1 - Any Yrs
Job Posted On
13 hours ago
Application Ends
4 weeks left to apply

Similar Jobs

Arting Digital

10 hours ago

Senior DevOps Engineer ? Senior II

Arting Digital

Dentsu Global Services

1 month ago

Back end Engineer

Dentsu Global Services

American Express

1 month ago

Business Analyst-Data Analytics

American Express

Uplers

13 hours ago

Senior Data Engineer

Uplers

Miratech

1 month ago

AWS Lex Bot Developer

Miratech

Atomicwork

1 month ago

Frontend Developer

Atomicwork

Peroptyx

4 weeks ago

Data Analyst (Marathi Speakers)

Peroptyx

ProLegion

1 month ago

Tech Lead - Full Stack

ProLegion

Minutes to Seconds

4 weeks ago

Splunk Developer

Minutes to Seconds

Neudesic, an IBM Company

1 month ago

Senior Data Scientist

Neudesic, an IBM Company

Data, Python, SQL +1